module counter_clear #(parameter WIDTH=8) 
(
 input                  clk,
 input                  clear,
 input                  enable,
 output reg [WIDTH-1:0] count
);

always @(posedge clk)
  if      (clear)  count <= 0;
  else if (enable) count <= count + 1;

endmodule